Operation and Performance of Resonant Modular Multilevel Converter With Flexible
Step Ratio 
I. INTRODUCTION
T HE rapid development of high voltage direct current (HVDC) transmission has raised great interest for dc lines feeding or dc tapping [1] - [6] . Emerging HVDC technology using modular multilevel converters (MMCs) has been implemented in many applications under tremendous growing demands [7] - [11] . Until now, most of the configurations are based on the point-to-point connection. At some point in the future, the evolution will proceed from point-to-point to tapping, to multiterminal, and to dc grid finally. The potential for developing dc grids is driving the study on technical issues in HVDC applications. This highly involves innovations on the MMC-based HVDC converters. X. Zhang and X. Yang are with the Department of Electrical Engineering, Xi'an Jiaotong University, Xi'an 710049, China (e-mail: xiaotian@ xjtu.edu.cn; yangxu@xjtu.edu.cn).
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Significant interests have been found in developing modular dc-dc converters in medium voltage and high-voltage applications [12] - [14] . For high-voltage applications, there are many types of modular dc-dc converter topologies being proposed, but they have been rarely found in practical implementation. Most studies focus on improving the converter performance. However, the consideration of highly reliable operation while keeping the capital cost low is usually the first priority. Under such circumstance, the utilization of dc-dc converters for highvoltage applications does not have obvious progress in practice. A good balance between cost, reliability, and performance is hard to find.
In contrast to converters for high-voltage applications, inputseries output-parallel (ISOP) converters [15] , [16] are used as high step ratio dc-dc converters for medium-voltage applications. These converters have the similar configuration to that of solid-state transformers and power electronics transformers, with the former being used in distribution networks [17] and the latter being used in traction systems [18] , [19] . These converters have a common configuration of ISOP and mandatory requirement of balancing control on voltages in series and currents in parallel. For high-voltage applications, such configuration requires a large number of isolation transformers. This can bring high complexity to the balancing control and high failure risk caused by transformer breakdown. The isolation between primary side and secondary side of transformer has to withstand the entire high input voltage. The operating frequency is within medium frequency range. Such requirements bring technical challenges to the transformer design.
For high-voltage applications, MMC-based dc-dc converters attract attentions owing to the great success of MMCs in pointto-point HVDC transmission systems. The modular multilevel dc-dc converters based on half-bridge or full-bridge submodules may find numerous applications in HVDC transmission systems [12] , [20] . With such arrangement, the modular multilevel dc-dc converters can be even transformerless. The resonant modular multilevel converter (RMMC) for step-down dcdc conversion is an example [14] . The entire step ratio can be achieved by the RMMC without isolation transformer. However, the previous results only exhibit a high step ratio. As a result, the low-voltage side current has to flow through the semiconductor devices on the high voltage side. With a more flexible modulation scheme, a wide range of step ratio can be achieved. To demonstrate the modulation schemes, this paper presents the operation of RMMC with a wide step ratio range. The converter topologies are based on the monopolar RMMC. The step ratio ranges from high to low, which can be achieved flexibly by adjusting the modulation. With appropriate modulation methods, the cell capacitor voltages of the converter can be inherently balanced even without additional balancing control. The conditions of the modulation method that guarantee the inherent-balancing ability are studied. The converter operating in resonant mode has been demonstrated. With the modulation methods, RMMCs for high-voltage dc-dc conversion can have the feature of modularity, simplicity, and flexibility. The modulation methods and operation principle are presented based on the converter topology, and verified experimentally from the bench-scale prototype.
II. OPERATION AND PERFORMANCE OF RESONANT MODULAR MULTILEVEL DC-DC CONVERTERS

A. Modulation of Monopolar RMMC
The basic RMMC converting HVDC V dc into low voltage dc v o is shown in Fig. 1 1) Cells should be fully utilized to keep the capital cost low.
2) The cell voltage should be lower than 2V dc /N . 3) Cell voltages should be naturally balanced without using additional balancing control. The second rule here is an extension of the first rule. This can guarantee that all submodules of the RMMC contribute to the conversion and avoid unnecessary losses. The detailed explanation will be given in the following sections. The converter operates with the dc voltage component of the stack supporting the high dc voltage and the ac voltage ripple applied to the resonant tank. In the previous modulation scheme [14] , the converter is to use the least number of cells in the stack to achieve the largest step ratio. The stack voltage alternates from N − 1 cell capacitor voltages to N cell capacitor voltages. The number with more cell capacitors in series is defined as X and the number with less cell capacitors in series is defined as Y , respectively. The time domain voltage waveforms of the RMMC with the largest step ratio is shown in Fig. 2 with X = 5 and Y = 4.
It should be mentioned that the cell switching of an RMMC is different from that of an MMC. In the RMMC, the upper switch and lower switch in a cell are not conducting equally in a switching cycle. From Fig. 2 we can see that each cell has only one complementary pulse in one cycle T s . The rectifier voltage therefore swings with a peak-to-peak voltage equal to one cell capacitor voltage. To simplify the analysis, the effect of the arm inductor is neglected. The largest step ratio around 2N − 1 is achieved. Nevertheless, for a certain HVDC link, if the step ratio has a wide range, the converter can be more useful. This can be implemented by modifying the modulation method without changing the circuit configuration. Note that in Fig. 2 , the converter uses N − 1 to N cells modulation. If such arrangement is changed, e.g., with N − 2 to N cells modulation, the step ratio will be different. This is realized by injecting an additional complementary pulse after the original complementary pulse of v j in Fig. 2 , yielding the voltage waveforms shown in Fig. 3 .
In Fig. 3 , each cell output voltage v j has two complementary pulses in a cycle. The HVDC link V dc is equal to the voltage with N − 1 cell in series, but the output voltage is equal to one cell capacitor voltage. Therefore, the step ratio is reduced to N − 1.
The step ratio can be further reduced by applying more complementary pulses in a cell. This results in the time domain waveforms, as shown in Fig. 4 . The converter is controlled with either two cells or N cells withstanding the dc link, alternatively. As a result, the ratio from the HVDC link to the rectifier amplitude is further reduced to (N + 2)/(N − 2). . This is the lowest step ratio the cells can achieve.
B. Resonant Operation of the Converter
RMMCs operate in resonant mode. With a fixed equivalent operating frequency, the RMMC operates in discontinuous conduction mode (DCM) or continuous conduction mode (CCM), or even a combined mode of DCM and CCM. Fig. 6(a) shows the voltage and current waveforms of the resonant tank in DCM. The first-half cycle starts with v t = v o , where i s and i p has already overlapped. The series current starts to rise with its resonant waveshape and falls after it has reached the peak. In less than a half cycle T e , i o falls to zero. The output is disconnected from the parallel inductor L p and v t is dependent on the current i p until the end of the first-half cycle. The series current falls to overlap with the parallel current until the end of the first-half cycle. In the second-half cycle, the input voltage of the rectifier has stepped to the negative (v t = −v o ), with the series current starts to resonate to its negative peak. After the series current reaches the negative peak it begins to rise up and finally overlaps with the parallel current, where the operation is the same as analyzed previously.
The resonant tank voltage and current waveforms in CCM are shown in Fig. 6 (b). In this mode, the rectifier current is continuous so the rectifier input voltage is a complete square wave. In the first-half cycle, the series current resonates until the rectifier input voltage is reversed to v t = −v o . The commutation of the rectifier current forces the series current overlaps with the parallel current immediately. After that, the series current starts to resonate again in the second-half cycle. The series current falls to overlap with the parallel current when the rectifier input voltage is reversed to v t = v o again.
III. ANALYSIS OF RMMC
A. Step Ratio of RMMC
The step ratio of the converter is mainly dependent on the modulation method. The converter is usually withstanding the dc link with X or Y cell capacitors (0 < Y < X ≤ N ). The average cell voltage is obtained as
With all submodules being used, X + Y > N and it can be derived that v C < 2V dc /N . As the output voltage is rectified from the ac component of the stack voltage, the cell voltage is also written as
The step ratio is therefore
From (3) it can be derived that the largest step ratio is achieved when X = N and Y = N − 1, where the step ratio is V dc /V o = 2N − 1. The lowest step ratio in (3) is achieved when X = N and Y = 1, where the step ratio is V dc /V o = (N + 1)/(N − 1).
Note that if X < N, the cells are not fully utilized. In that case, only X cells are necessary and the cell number should be reduced to X rather than N . Therefore, according to the first design rule, to keep the capital cost low, the converter should be modulated with X = N .
Based on (1) and (3), the cell capacitor voltage to input voltage ratio versus X and Y is presented in Fig. 7 . The step ratio versus X and Y is shown in Fig. 8 . The selection of the values of X and Y in this example is based on N = 20.
From Fig. 7 , it can be seen that X has to be as big as possible to fully utilize the cell voltage to withstand the HVDC link. When Step ratio versus X and Y . X = N , Y can be a value from 1 to N − 1 but the cell capacitor voltage curve is below the other curves with X < N. Therefore, to follow the second design rule, to keep the capacitor voltage low, the recommended modulation is also to use X = N .
When X = N , the largest and lowest step ratios of the converter are obtained. Therefore, the largest step ratio range is achieved. With the recommended modulation using X = N , the step ratio ranges from (N + 1)/(N − 1) to 2N − 1.
B. Inherent-Balancing Capability
One of the most attractive features of the RMMC is the inherent-balancing ability such that cell capacitor voltages are balanced without requirement of additional balancing control. The third design rule requires the inherent-balancing ability. As a result, the balancing condition is analyzed and summarized in this section.
Take the RMMC with the modulation shown in Fig. 2 as an example. The stack switches between N − 1 cells and N cells. The voltage waveforms shown in Fig. 2 give
The equation set (4) has a unique solution and the RMMC is inherently-balanced. If the modulation is with X = 5 and Y = 3 (see Fig. 3 ), the cell capacitor voltages can be written as 
The equation set (5) 
The equation set (6) 
The equation set (7) has a unique solution. Therefore, under all circumstances of different Y values with X = 5, the cell capacitor voltages are balanced. Moreover, all the above equation sets can be written in the format of
with A representing the modulation method (values of X and Y ), 
The solution of (9) is not unique as the matrix is rank deficient. As a result, a complete balancing is not guaranteed and this situation should be avoided. The matrix A should have full rank. Moreover, the rank of the matrix versus different X and Y is calculated and the inherent-balancing ability is determined. The result of balancing ability versus X and Y is shown in Fig. 9  (N ≤ 20) .
It can be seen from Fig. 9 that under all conditions of Y = 1 and Y = X − 1, the converter has inherent-balancing ability. This is because X and Y do not have any common divisor and the relevant matrix A has full rank. Therefore, an RMMC has inherent-balancing ability when the modulation is aimed at achieving the highest or the lowest step ratio.
Moreover, if X is a prime number, the cell capacitor voltages are inherently balanced. Under this condition, X and Y do not have common divisor and the relevant matrix A has full rank. Hence, a prime number of X is recommended when a converter demands a flexible step ratio during operation. With a fixed prime number of X, the inherent-balancing ability is guaranteed if Y changes. It can be seen from Fig. 9 that at the points with inherentbalancing ability, X and Y do not have any common divisor. At the points without balancing ability, X and Y have common divisors. The necessary condition of inherent-balancing is that X and Y should not have any common divisor. The design of RMMC should guarantee that X and Y do not have any common divisor. The detailed consideration of choosing converter parameters is provided in the Section IV.
IV. DESIGN EXAMPLE FOR HIGH-VOLTAGE APPLICATION
To implement an RMMC into high-voltage applications, the design has to follow certain regulations. RMMCs used as HVDC converters have similar features to that of MMCs. However, as the operation of RMMCs is quite different from that of MMCs, special attentions should be taken to ensure reliable and economic operation.
The monopolar RMMC is used for dc-dc conversion with the ratings shown in Table I . The example here presents an application tapping from a 10-kV dc link down to a 4-kV dc link. The power rating of the converter is 4 MW.
To fully use the cells, X = N . Each cell consists of a halfbridge insulated-gate bipolar transistor (IGBT) module and a cell capacitor. The cell capacitor voltage should be lower than the maximum IGBT collector-emitter voltage V CES divided by the safety margin of 1.5, giving
According to (10) , the number N can be determined by the maximum collector-emitter voltage of IGBT. For example, if 
The suitable modulation method is with N = 7 and Y = 3. The cell capacitor voltage is obtained as V C = 2 kV. Hence, with N = 7 and Y = 3, there is a phase shift of 2π/7 between the cell output voltage waveforms. This results in the cell waveforms shown in Fig. 10 .
The sizing of cell capacitors should follow the requirement of the ripple tolerance. Here, the example is to limit the ripple under ±10%. To simplify the analysis, a rough estimation method is used. Assume that the arm current i s consists of a dc component and a sinusoidal ac component, and the ac current has the same phase angle as that of the rectifier input voltage. During the time that the output voltage of a cell is consecutively high, the capacitor starts to charge when the arm current becomes positive and ends charging when the arm current falls to zero (see Fig. 10 ). The capacitor is charged by both dc power and ac power. During the rest time of the switching cycle, the capacitor is being discharged. Therefore, the peak-to-peak energy deviation is approximated by calculating the energy accumulation. This can be written as
with p dc and p ac the instantaneous dc power and instantaneous ac power, respectively. On the other hand, the cell energy accumulation is related to the average cell capacitor voltage increase, which is given by Substituting (13) into (12), the sizing of cell capacitor is determined by
The operating cycle is T e = 1/1400 s, with T s = 0.01 s. Therefore, with the requirement of Δ V C V C < 0.2, the final cell capacitance is chosen as C = 3 mF per cell.
The load impedance is estimated for inductors selection. As the rectifier voltage is a square wave with a peak voltage of 4 kV, the root mean square value of the rectifier current is 1 kA. Therefore, the load impedance is 4 Ω and the impedance of the series inductor should not exceed 15% of the load impedance. With the operating frequency of 1.4 kHz, the series inductor is selected to be L r = 40 μH. The design for parallel inductor is a tradeoff between the capability of voltage regulation and peak current, and is selected as L p = 700 μH.
The simulation waveforms of the converter are shown in Fig. 11 . The rectifier voltage is a square wave with 1.4 kHz operating frequency. The series current is resonating in CCM and overlaps with the triangle parallel current when the rectifier is commutated. The currents share a common dc component [see Fig. 11(a) ]. The input dc power is comprised of the dc component of i s and the dc voltage. The ac component of i s with the rectifier voltage v t provides the ac power to the output. The output dc voltage is 4 kV with a small ripple less than 5% [see Fig. 11(b) ]. However, this ripple can be further reduced by using a filter. The cell capacitor voltages are shown in Fig. 11(c) . The average dc voltage of cell capacitors is 2 kV and the ripple is within ±10% of the dc voltage.
V. EXPERIMENTAL RESULTS
A downscaled experimental prototype with five half-bridge cells was built to demonstrate the operation of the converter. A KEYSIGHT oscilloscope DSOX1014A was used. A digital signal processor TMS320F28335 from Texas Instrument was deployed to control the converter. Infineon IGBT modules FF150R12ME3G were employed as the half-bridge stack to withstand the high-power dc from a power supply output. The experimental setup is shown in Fig. 12 . The submodules were implemented using capacitors with a nominal capacitance value of 50 μF. A series inductor and a series capacitor were placed between the parallel inductor and the rectifier. A resistive load was connected at the low-voltage dc side. The detailed circuit parameters are listed in Table II .
A. Operation of the RMMC
When the modulation with X = 5 and Y = 4 is used (see Fig. 2 ), the resonant tank voltage and current waveforms of the RMMC are shown in Fig. 13 . With an equivalent operating frequency of 3 kHz, the converter operates in DCM [see Fig. 13(a) ]. The voltage v t has disturbance when the rectifier current is zero, this is caused by the resonance between the parallel inductor and rectifier junction capacitors. If the equivalent operating frequency is increased to 3.5 kHz [see Fig. 13(b) ], the converter operates around the boundary of the DCM and CCM. If the operating frequency is further increased to 4 kHz, the converter is fully operating in CCM. The arm current is forced to flow through the parallel inductor at the end of each half operating cycle where the rectifier input current is forced to commutate, which can be observed from Fig. 13(c) .
The half-bridge cell output voltage and arm current waveforms are shown in Fig. 14 , with equivalent operating frequencies of 3, 3.5, and 4 kHz. The cell switching frequencies in Fig. 14(a), (b) , and (c) are 600, 700, and 800 Hz, respectively.
The converter switching frequency is very low compared to the operating frequency.
As the number of cell capacitors withstanding the dc-link voltage is changing from four to five, the change of total series capacitance is not obvious (see Fig. 13 ). Therefore, the arm current waveshape in the positive half cycle does not differ too much from that in the negative half cycle.
The experimental waveforms of the rectifier input voltage v t , arm current i s , cell capacitor voltage v C 1 , and parallel current i p are shown in Fig. 15(a) . The parallel current i p is a triangle wave and overlaps with i s when v t steps. The output current i o and output voltage v o are shown in Fig. 15(b) , with the rectifier input voltage v t as the reference. The output current is equal to the arm current minus the parallel current. The output voltage is close to half of the cell capacitor voltage. It can also be obtained by substituting X − Y = 2 into (2). Moreover, the voltage of upper switch of Cell 1 v SW 1 and the current of that switch i SW 1 are measured and shown in Fig. 15(c) . It can be seen that each upper switch achieves zero-voltage switching (ZVS). As the current is continuous, the lower switch also achieves ZVS. These waveforms are obtained with the operating frequency of 3.5 kHz.
When the modulation with X = 5 and Y = 3 is used (see Fig. 3 ), the rectifier input voltage and arm current waveforms are shown in Fig. 16 . The converter operates in different current conduction modes with different operating frequencies. With an equivalent operating frequency of 2.5 kHz, the converter operates in DCM [see Fig. 16(a) ]. If the equivalent operating frequency is increased to 3 kHz [see Fig. 16(b) ], the arm current operates at the boundary of DCM and CCM in the positive half cycle and in DCM in the negative half cycle. The arm current resonates with a lower frequency in the positive half cycle because there are three cell capacitors in series. A larger total capacitance results in a resonant current with lower frequency in the positive half cycle. If the operating frequency is further increased to 3.5 kHz, the converter is fully operating in CCM. This is shown in Fig. 16(c) . The rectifier input current is forced to commutate at the end of each half operating cycle.
It can be seen from Fig. 16 that the arm current waveshape in the positive half cycle is slightly different from that in the negative half cycle. This is because the number of cell capacitors withstanding the dc-link voltage is changing from three to five. Therefore, the change of total series capacitance is not negligible.
The half bridge cell output voltage and arm current waveforms are shown in Fig. 17(a), (b) , and (c), with the equivalent operating frequencies of 2.5, 3, and 3.5 kHz, respectively. The cell output voltage waveforms in Fig. 17(a), (b) , and (c) have the fundamental frequencies of 500, 600, and 700 Hz, respectively. With this modulation method, the cell switching frequency is still low compared to the operating frequency. It can be seen that the capacitor voltage has obvious ripple, which can be reduced by using larger cell capacitor if a low voltage ripple is highly demanded. Moreover, due to the capacitance of the resonant tank when there are three capacitors in series is quite different from that with five capacitors in series, considering the differences between the cell capacitor values, the current exhibits oscillatory asymmetry. However, this can be reduced by improvement of components.
The experimental waveforms of the rectifier input voltage v t , arm current i s , cell capacitor voltage v C 1 , and parallel current i p are shown in Fig. 18(a) . The parallel current i p has a triangle waveshape and overlaps with i s when v t steps. The output current i o and output voltage v o are shown in Fig. 18(b) , with the rectifier input voltage v t as the reference. The output current is equal to the arm current minus the parallel current. The output voltage is close to the cell capacitor voltage, which is in accordance with (2) . Moreover, the voltage of upper switch of Cell 1 v SW 1 as well as the current of that switch i SW 1 is measured and shown in Fig. 18(c) . It can be seen that each upper switch achieves ZVS when turning ON as well as the lower switch. However, The turning-off current is not low. As a result, zero-current switching is not achieved. These waveforms are obtained with the operating frequency of 3.5 kHz.
With the modulation of X = 5 and Y = 2 (see Fig. 4 ), the rectifier input voltage and arm current waveforms are shown in Fig. 19 . With an equivalent operating frequency of 2.5 kHz, the converter operates in DCM [see Fig. 19(a) ]. If the equivalent operating frequency is increased to 3 kHz [see Fig. 19(b) ], the arm current operates in CCM in the positive half cycle and at the boundary of CCM and DCM in the negative half cycle. The arm current resonates with a lower frequency in the positive half cycle because there are two cell capacitors in series. A larger total capacitance leads to a resonant current with lower frequency in the positive half cycle. If the operating frequency is further increased to 3.5 kHz, the converter is fully operating in CCM [see Fig. 19(c) ]. With the modulation of X = 5 and Y = 1 (see Fig. 5 ), the key waveforms are shown in Fig. 20 . With an equivalent operating frequency of 2 kHz, the converter clearly operates in DCM [see Fig. 20(a) ]. If the equivalent operating frequency is increased to 2.5 kHz [see Fig. 20(b) ], the arm current operates in CCM in the positive half cycle and in DCM in the negative half cycle. If the operating frequency is further increased to 3 kHz, the converter is fully operating in CCM. The waveforms in CCM are shown in Fig. 20(c) .
B. Flexible Step Ratio
The step ratio of the RMMC under different modulations was experimentally measured. The output voltage of the RMMC with different modulation methods versus the input voltage is shown in Fig. 21 . The experimental results demonstrate good linearity of the step ratio under different modulation schemes. The measured results are slightly lower than the theoretic values due to the voltage drop across the semiconductor devices. In the tests where the input dc voltage is low, the effect of saturation voltage is obvious. In a high-voltage system, the affect will be negligible and the results will be relatively close to the theoretic values.
C. Balancing of Cell Capacitors
The inherent-balancing capability is investigated with the input voltage of V dc = 300 V. The measured cell capacitor voltages are shown in Fig. 22 . It can be seen that under all modulation schemes, the capacitor voltages are inherently balanced with X = 5.
However, the measured cell capacitor voltages with the modulation method of X = 4 show that when Y = 1 and Y = 3, the cell capacitor voltages are balanced. However, if Y = 2, the converter fails to balance the cells. Two cells are almost sharing all the capacitor voltages. As analyzed previously, the converter cannot be balanced because X and Y have a common divisor of 2. In that case, the modulation has no actual difference to that of X = 2 and Y = 1 (see Fig. 9 ). Under different conditions of X and Y , the balancing test results have validated the theoretical analysis in Fig. 9 .
VI. CONCLUSION
This paper studied the RMMC for high-voltage dc-dc conversion under different modulation schemes. The step ratio was flexible and depends on the modulation scheme. Using different modulation methods, the RMMC can achieve a wide range of step ratio from (N + 1)/(N − 1) to 2N − 1, with N the cell number. In order to guarantee the inherent-balancing ability, the modulation scheme should be carefully selected. The analysis indicated that the two numbers of cell capacitors in series during operation (X and Y ) should not have any common divisor. The converter was verified to have a good linearity, and was with the feature of scalability, simplicity, and flexibility. HVDC taps or power supplies of auxiliary electronics circuits where only HVDC is available are possible practical applications of RMMCs. The theoretic analysis was finally validated by the test results retrieved from the bench-scale experimental setup.
